




CGD65C055SP2 DATASHEET

P2 Series
650 V / 55 mΩ GaN HEMT with
ICeGaN[®] Gate

FEBRUARY 2025





P2 Series

650 V / 55 mΩ GaN HEMT with ICeGaN® Gate

Key features

- 650 V – 55 mΩ / 27 A eMode GaN power switch
- ICeGaN® gate technology for high gate threshold voltage, broad gate voltage window and excellent gate robustness
- Compatible with MOSFET and IGBT drivers
- Wide gate drive voltage from 8 V to 20 V
- $R_{DS(on)} = 55 \text{ m}\Omega$
- Integrated Miller Clamp for 0-V TurnOff
- Suitable for very high switching frequency
- Thermally enhanced bottom side cooled
10 × 10 mm SMD high power package
- Wettable flanks for automated optical inspection



Description

CGD65C055SP2 is a 650 V power transistor utilising the superior material attributes of enhancement mode GaN for high power applications, delivering high current, impressive breakdown voltage, and high switching frequency. Central to its design is CGD's hallmark ICeGaN® gate technology which provides a 3 V threshold voltage, genuine 0 V turn off, and a broad gate drive voltage range up to 20 V. This ensures compatibility with almost all available gate drivers and controller chips. Presented in a thermally optimised compact 10 × 10 mm SMD package with wettable flanks, this 55 mΩ GaN power transistor is tailored for bottom side cooling and superior thermal resistance, making it ideal for multi-kW applications with demanding performance criteria.

Applications

- Industrial, data centre and telecom SMPS
- Industrial motor drives
- PV inverters
- Uninterruptable power supplies
- Energy Storage System

Topologies

- AC/DC, DC/DC converters based on single-ended, half-bridge, full-bridge and three-phase topologies with hard- and soft-switching
- Bridgeless Totem pole PFC for highest efficiency
- DC/DC resonant converters
- Buck and Boost converters
- DC/AC inverters




Figure 1. Package Image (Bottom View Left, Top View Right).

PIN	NAME	DESCRIPTION
1, 2, 3, 4	NC (Connect to Source)	No connect pin. Pin should always be connected to main power source via PCB layout.
5	Kelvin Source	Kelvin source connection (internally tied to power HEMT source), reference potential for gate voltage.
6	Gate	Gate signal input. Recommended gate-drive voltage: V_{drive} (V_{GS} in on-state) = 11 V to 18 V or V_{DD} (if $V_{DD} < 18$ V).
7	VDD	ICeGaN [®] gate supply voltage, relative to Kelvin Source.
8	Source	Power HEMT source, thermal pad.
9	Drain	Power HEMT drain.




Figure 2. Example of an Application Circuit.

Absolute Maximum Ratings

$T_{case} = 25\text{ }^{\circ}\text{C}$ if not listed.

PARAMETER		VALUE	UNIT
Operating Junction Temperature	T_j	-55 to +150	$^{\circ}\text{C}$
Storage Temperature Range	T_s	-55 to +150	$^{\circ}\text{C}$
Drain-Source Voltage	V_{DS}	650	V
Drain-Source Voltage - transient ¹	$V_{DS(transient)}$	750	V
Gate-to-Source Voltage	V_{GS}	-1 to +20 and $V_{GS} \leq V_{DD}$	V
Gate-to-Source Voltage – transient ²	$V_{GS(transient)}$	-1.5 to +21.5 and $V_{GS} \leq V_{DD} + 1.5$	V
ICeGaN [®] Gate Supply Voltage	V_{DD}	0 to +20	V
Continuous Drain Current ($T_{case} = 25\text{ }^{\circ}\text{C}$)	I_D	27	A
Continuous Drain Current ($T_{case} = 100\text{ }^{\circ}\text{C}$)	I_D	17	A
Pulsed Drain Current (10 μs , $T_j = 25\text{ }^{\circ}\text{C}$)	I_{D_Pulse}	60	A
Pulsed Drain Current (10 μs , $T_j = 150\text{ }^{\circ}\text{C}$)	I_{D_Pulse}	35	A

The on-state gate voltage must be above 8 V for ICGaN circuit to work properly. The recommended range of operation for V_{drive} (V_{GS} in on-state) and V_{DD} is 11 V to 18 V for optimum performance, enabling simple integration with a large variety of control chips and gate drivers.

¹ Non-repetitive pulsed conditions, < 1 ms.

² Non-repetitive pulsed conditions.

Electrical Characteristics

Values at $T_J = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 15\text{ V}$ if not listed. An integrated Miller Clamp eliminates the need for negative gate voltages.

STATIC CHARACTERISTICS

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Drain-to-Source Blocking Voltage	BV_{DS}	$V_{GS} = 0\text{ V}$, $I_{DSS} = 20\text{ }\mu\text{A}$	650			V
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 15\text{ V}$, $I_D = 10\text{ A}$		55	77	$\text{m}\Omega$
Drain-to-Source On Resistance	$R_{DS(on)}$	$T_J = 150\text{ }^{\circ}\text{C}$ $V_{GS} = 15\text{ V}$, $I_D = 10\text{ A}$		145		$\text{m}\Omega$
Source-to-Drain Voltage	$V_{SD(on)}$	$V_{GS} = 0\text{ V}$, $I_D = 10\text{ A}$		2.7		V
Gate-to-Source Threshold	$V_{GS(th)}$	$V_{DS} = 0.1\text{ V}$, $I_D = 10\text{ mA}$	2.2	2.9	4.2	V
Gate-to-Source Threshold	$V_{GS(th)}$	$T_J = 150\text{ }^{\circ}\text{C}$ $V_{DS} = 0.1\text{ V}$, $I_D = 10\text{ mA}$		2.6		V
Gate-to-Source Current	I_{GS}	$V_{GS} = 15\text{ V}$, $V_{DS} = 0\text{ V}$		3.5	5.5	mA
Gate-to-Source Current	I_{GS}	$T_J = 150\text{ }^{\circ}\text{C}$ $V_{GS} = 15\text{ V}$, $V_{DS} = 0\text{ V}$		2.4		mA
V_{DD} Current (V_{GS} in on-state)	I_{VDD}	$V_{GS} = 15\text{ V}$, $V_{DS} = 0\text{ V}$		1.2	2.2	mA
V_{DD} Current (V_{GS} in on-state)	I_{VDD}	$T_J = 150\text{ }^{\circ}\text{C}$ $V_{GS} = 15\text{ V}$, $V_{DS} = 0\text{ V}$		0.6		mA
V_{DD} Current (V_{GS} in off-state)	I_{VDD}	$V_{GS} = 0\text{ V}$, $V_{DS} = 0\text{ V}$		90	150	μA
V_{DD} Current (V_{GS} in off-state)	I_{VDD}	$T_J = 150\text{ }^{\circ}\text{C}$ $V_{GS} = 0\text{ V}$, $V_{DS} = 0\text{ V}$		45		μA
V_{DD} Start-up Current (V_{GS} in off-state)	I_{VDD_start}	$V_{GS} = 0\text{ V}$, $V_{DS} = 0\text{ V}$		250		μA
Drain-to-Source Leakage Current	I_{DSS}	$V_{GS} = 0\text{ V}$, $V_{DS} = 650\text{ V}$		0.7	20	μA
Drain-to-Source Leakage Current	I_{DSS}	$T_J = 150\text{ }^{\circ}\text{C}$ $V_{GS} = 0\text{ V}$, $V_{DS} = 650\text{ V}$		30		μA

CGD65C055SP2 features an advanced NL^3 (No Load, Light Load) Circuit that leads to near-zero device losses at no-load conditions through very low V_{DD} current while V_{GS} is in off-state.

DYNAMIC CHARACTERISTICS

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Output Capacitance ³	C_{OSS}	$V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$ $f = 100\text{ kHz}$		48		pF
Output Capacitance Stored Energy	E_{OSS}			6		μJ
Effective Output Capacitance, Energy Related ⁴	$C_{O(ER)}$	$V_{DS} = 0\text{ V to } 400\text{ V},$ $V_{GS} = 0\text{ V}$		75		pF
Effective Output Capacitance, Time Related ⁵	$C_{O(TR)}$			119		pF
Output Charge	Q_{OSS}	$V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$		48		nC
Total Gate Charge ⁶	Q_G	$V_{DS} = 400\text{ V}, V_{GS} = 0...15\text{ V},$ $I_D = 10\text{ A}, I_G = 40\text{ mA}$		4		nC
Reverse Recovery Charge	Q_{RR}			0		nC
Turn-on Switching Energy	E_{ON}	$V_{DS} = 400\text{ V}, V_{DD} = V_{GS} = 15\text{ V},$ $T_J = 25\text{ °C}, I_D = 10\text{ A}$ $R_{g(on)} = 15\text{ Ω}, R_{g(off)} = 1\text{ Ω}$ $L = 125\text{ μH}, L_p = 3\text{ nH},$ see Figure 18 and Figure 19		33		μJ
Turn-off Switching Energy	E_{OFF}			9.5		μJ
Turn-on Delay Time	$t_{d(on)}$			7.8		ns
Turn-off Delay Time	$t_{d(off)}$			18		ns
Rise Time	t_r			7.8		ns
Fall Time	t_f			3.7		ns

ESD RATING

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
ESD withstand rating	HBM	Human Body Model (per JEDEC JS-001-2017)		2000		V

Thermal Characteristics

Typical values unless otherwise specified.

PARAMETER		CONDITIONS	VALUE	UNIT
Thermal Resistance, Junction to Case	$R_{th(JC)}$		0.65	K/W
Reflow Soldering Temperature	T_{reflow}	MSL3	260	°C

³ Evaluated using small-signal measurements.

⁴ $C_{O(ER)}$ is the value of fixed capacitance that stores the same amount of energy as C_{OSS} when V_{DS} changes from 0 V to a given V_{DS} .

⁵ $C_{O(TR)}$ is the value of fixed capacitance that takes the same amount of charging time as C_{OSS} when V_{DS} changes from 0 V to a given V_{DS} , assuming a constant-current charging process.

⁶ Turn-on gate charge value is listed. Turn-off gate charge value would be lower, because ICeGaN® discharges the gate internally.

Figures

Figures at $T_J = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 15\text{ V}$ if not specified.




Figure 3. Forward output characteristics at $T_J = 25\text{ }^{\circ}\text{C}$.




Figure 4. Forward output characteristics at $T_J = 150\text{ }^{\circ}\text{C}$.




Figure 5. Reverse output characteristics at $T_J = 25\text{ }^{\circ}\text{C}$.




Figure 6. Reverse output characteristics at $T_J = 150\text{ }^{\circ}\text{C}$.




Figure 7. Drain leakage current characteristics at $T_J = 25\text{ }^{\circ}\text{C}$ and $T_J = 150\text{ }^{\circ}\text{C}$.




Figure 8. Power dissipation derating with case temperature.




Figure 9. On-state resistance as a function of drain current at $T_J = 25^\circ\text{C}$ and 150°C at $V_{GS} = 15\text{ V}$.




Figure 10. On-state resistance as a function of junction temperature at $V_{GS} = 15\text{ V}$.




Figure 11. Transfer characteristics at $V_{DS} = 0.1\text{ V}$, $T_J = 25^\circ\text{C}$.




Figure 12. Transfer characteristics at $V_{DS} = 0.1\text{ V}$, $T_J = 150^\circ\text{C}$.




Figure 13. Typical output capacitance C_{OSS} vs. V_{DS} at 100 kHz , $T_J = 25^\circ\text{C}$.




Figure 14. Typical output charge Q_{OSS} vs. V_{DS} at 100 kHz , $T_J = 25^\circ\text{C}$.




Figure 15. Typical C_{oss} stored energy C_{oss} vs. V_{DS} at 100 kHz, $T_J = 25\text{ }^{\circ}\text{C}$.




Figure 16. Normalized thermal transient impedance ($Z_{th,Jc}$) as a function of pulse width.




Figure 17. Safe Operating Area (SOA) based on thermal impedance $Z_{th,Jc}$ at $T_{case} = 25\text{ }^{\circ}\text{C}$.




Figure 18. Inductive switching circuit. $I_D = 10\text{ A}$, $R_{g(on)} = 15\text{ }\Omega$, $R_{g(off)} = 1\text{ }\Omega$, $V_{DD} = 15\text{ V}$, $V_{DC} = 400\text{ V}$, $L = 125\text{ }\mu\text{H}$.




Figure 19. Switching waveform timing definitions.




Figure 20. Q_G gate charge characterisation circuit.
 $I_{Gon} = 40\text{ mA}$, $I_{Goff} = 40\text{ mA}$, $V_{DC} = 400\text{ V}$, $V_{DD} = 15\text{ V}$,
 $L = 125\text{ }\mu\text{H}$, Freewheeling Diode = C4D02120A.






Figure 21. Q_G gate charge characterisation waveform at $I_G = 40\text{ mA}$ and $V_{DD} = 15\text{ V}$. Time intervals t_1 and t_2 indicate the integration boundaries to calculate Q_G from I_G at turn-on and turn-off. Turn-off gate charge is lower than turn-on gate charge.


Packaging

Bottom-side cooled BHDFN-9-1 10 × 10 mm SMD.


PIN NUMBER	NAME
1, 2, 3, 4	NC (Connect to Source)
5	Kelvin Source
6	Gate
7	VDD
8	Source
9	Drain



BOTTOM VIEW



TOP VIEW



SIDE VIEW

CGD65C055SP2 devices have the following marking on the package: 65R1P2.

Like any unwanted electronic device, CGD components should be recycled or otherwise disposed of in accordance with local laws and regulations.

Version History

This version is 1.0.

VERSION	DESCRIPTION	DATE	BY
1.0	Initial release	12/02/2025	NG

Dare to innovate differently



Cambridge GaN Devices Limited
Jeffreys Building, Suite 8
Cowley Road
Cambridge
CB4 0DS
United Kingdom



Disclaimer

Information presented here by Cambridge GaN Devices Limited is believed to be correct and accurate. Cambridge GaN Devices Limited shall not be liable to any recipient or third party for any damages, including (but not limited to) personal injury, property damage, loss of profits, loss of business opportunity, loss of use, interruption of business, or indirect, special, incidental or consequential damages of any kind in connection with, or arising from, the use or performance of the data herein.

No obligation or liability to the recipient or third party shall arise from Cambridge GaN Devices Limited providing technical or other services. CGD reserves the right to modify the products and/or specifications described herein at any time and at Cambridge GaN Devices' sole discretion. All information in this document, including descriptions of product features or performance, is subject to change without notice.